Rollover to Zoom 

|Share:

Description

VLSI design suffers from high design complexity and a large number of optimization objectives requiring hierarchical design approaches and multi-objective optimization techniques. The floorplanning stage of the design cycle becomes highly important in hierarchical design methods. The classical floor planning techniques use block packing to minimize chip area, by making use of algorithms like B-TREE representation, simulated annealing. To get an optimal solution it is imperative to choose an efficient algorithm. In this work, a genetic algorithm based floorplanner has been developed.
  • ISBN13: 9783659192388
  • Publisher: LAP Lambert Academic Publishing
  • Pubilcation Year: 2012
  • Format: Paperback
  • Pages: 00072
Specifications
FormatPaperback
Publication DateJuly 24, 2012
Primary CategoryTechnology & Engineering/General
Publisher ImprintLAP Lambert Academic Publishing

A Genetic Algorithm for VLSI Floorplanning

Write a Review

Free Shipping over $35 and Free Returns 

$70.01
$0.37 off if you opt out of free returns